UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/562,869	04/07/2006	Walter Fix	411000-144	6418
	7590 03/25/200 (RNE, BAIN, GILFIL)	EXAMINER		
STEWART & 0	OLSTEIN	MONTALVO, EVA Y		
5 BECKER FA ROSELAND, N		ART UNIT	PAPER NUMBER	
			2814	
			MAIL DATE	DELIVERY MODE
			03/25/2009	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Advisory Action Before the Filing of an Appeal Brief

Application No.	Applicant(s)		
10/562,869	FIX ET AL.		
Examiner	Art Unit		
Eva Montalvo	2814		

	Eva Montalvo	2814				
The MAILING DATE of this communication appe	ars on the cover sheet with the c	correspondence add	ress			
THE REPLY FILED 27 February 2009 FAILS TO PLACE THIS APPLICATION IN CONDITION FOR ALLOWANCE.						
1. The reply was filed after a final rejection, but prior to or on application, applicant must timely file one of the following application in condition for allowance; (2) a Notice of Appel for Continued Examination (RCE) in compliance with 37 Coperiods:	replies: (1) an amendment, affidavi eal (with appeal fee) in compliance	t, or other evidence, w with 37 CFR 41.31; or	hich places the (3) a Request			
a) The period for reply expires <u>3</u> months from the mailing date	of the final rejection.					
b) The period for reply expires on: (1) the mailing date of this A no event, however, will the statutory period for reply expire la Examiner Note: If box 1 is checked, check either box (a) or (MONTHS OF THE FINAL REJECTION, See MPEP 706.07(iii)	dvisory Action, or (2) the date set forth in ter than SIX MONTHS from the mailing b). ONLY CHECK BOX (b) WHEN THE	date of the final rejection	on.			
Extensions of time may be obtained under 37 CFR 1.136(a). The date on which the petition under 37 CFR 1.136(a) and the appropriate extension fee have been filed is the date for purposes of determining the period of extension and the corresponding amount of the fee. The appropriate extension fee under 37 CFR 1.17(a) is calculated from: (1) the expiration date of the shortened statutory period for reply originally set in the final Office action; or (2) as set forth in (b) above, if checked. Any reply received by the Office later than three months after the mailing date of the final rejection, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).						
 NOTICE OF APPEAL The Notice of Appeal was filed on A brief in comp filing the Notice of Appeal (37 CFR 41.37(a)), or any exter Notice of Appeal has been filed, any reply must be filed with the property of the prop	nsion thereof (37 CFR 41.37(e)), to	avoid dismissal of the				
AMENDMENTS	and the time penda decrement of	0.11.1107 (a)1				
3. The proposed amendment(s) filed after a final rejection, but prior to the date of filing a brief, will <u>not</u> be entered because (a) They raise new issues that would require further consideration and/or search (see NOTE below); (b) They raise the issue of new matter (see NOTE below); (c) They are not deemed to place the application in better form for appeal by materially reducing or simplifying the issues for						
appeal; and/or (d) ☐ They present additional claims without canceling a c	corresponding number of finally reje	ected claims.				
NOTE: (See 37 CFR 1.116 and 41.33(a)).						
4. The amendments are not in compliance with 37 CFR 1.12		mpliant Amendment (I	³ 1OL-324).			
 5. Applicant's reply has overcome the following rejection(s): 6. Newly proposed or amended claim(s) would be allowable if submitted in a separate, timely filed amendment canceling the non-allowable claim(s). 						
7. For purposes of appeal, the proposed amendment(s): a) [how the new or amended claims would be rejected is prov The status of the claim(s) is (or will be) as follows: Claim(s) allowed: none. Claim(s) objected to: none. Claim(s) rejected: 1,3 and 8. Claim(s) withdrawn from consideration:		be entered and an ex	oplanation of			
AFFIDAVIT OR OTHER EVIDENCE						
8. The affidavit or other evidence filed after a final action, but because applicant failed to provide a showing of good and was not earlier presented. See 37 CFR 1.116(e).						
9. The affidavit or other evidence filed after the date of filing entered because the affidavit or other evidence failed to o showing a good and sufficient reasons why it is necessary	vercome <u>all</u> rejections under appea	l and/or appellant fails	s to provide a			
10. The affidavit or other evidence is entered. An explanation REQUEST FOR RECONSIDERATION/OTHER	n of the status of the claims after er	ntry is below or attache	ed.			
11. The request for reconsideration has been considered but See continuation sheet.		condition for allowand	ce because:			
12. ☐ Note the attached Information <i>Disclosure Statement</i>(s). (13. ☐ Other:	PTO/SB/08) Paper No(s)					
Eva Montalvo, Patent Examiner, AU 2814	/Marcos D. Pizarro/ Primary Examiner, Art U	nit 2814				

Continuation Sheet (PTO-303)

Application No.

Continuation of 11:

The applicant argues:

Tr1 is not a charging FET as claimed, but a driving FET. Further, the source-drain (S/D) electrodes of the so called charging transistor (TrI), which is not a charging transistor as noted above, and the switching transistor (Tr4) are asserted as being coupled in series between a voltage source and a reference potential. This too is not true in Kasai. In Kasai, the StD electrodes of TrI are connected to point B having a voltage V3. Voltage V3 is not a reference potential. In Fig. 5, Kasai shows V3 as having various stepped values which shift in value from V3 to Vth. Neither of which is a reference potential or ground.

The Examiner's reply:

The argument is not persuasive. Referring to TR1 as a driving FET rather than a charging FET, is merely a labeling difference. In Fig. 4 Kasai discloses the source/drain electrodes of the charing and switching transistors being arranged to be coupled in series between a voltage source and a refence potential.

All other arguments presented by the applicant have been considered and addressed in a prior Office action.